High-Level Verification

Methods and Tools for Verification of System-Level Designs

Nonfiction, Science & Nature, Technology, Electronics, Circuits, Computers, Application Software, CAD/CAM
Cover of the book High-Level Verification by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta, Springer New York
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta ISBN: 9781441993595
Publisher: Springer New York Publication: May 18, 2011
Imprint: Springer Language: English
Author: Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
ISBN: 9781441993595
Publisher: Springer New York
Publication: May 18, 2011
Imprint: Springer
Language: English

Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL.

View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL.

More books from Springer New York

Cover of the book Emotion Concepts by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book The Relevance of the Time Domain to Neural Network Models by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book The Radio Sky and How to Observe It by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Pain Management and Palliative Care by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Residue Reviews by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Climate Change and Human Well-Being by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book International Handbook of Anger by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Photoemission from Optoelectronic Materials and their Nanostructures by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Social Information Processing and Survey Methodology by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Oil Crops by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Postponement Strategies in Supply Chain Management by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Relational Social Work Practice with Diverse Populations by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Organizational Psychology for Managers by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Multivariate Statistical Quality Control Using R by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Smart Materials-Based Actuators at the Micro/Nano-Scale by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy