High-Level Verification

Methods and Tools for Verification of System-Level Designs

Nonfiction, Science & Nature, Technology, Electronics, Circuits, Computers, Application Software, CAD/CAM
Cover of the book High-Level Verification by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta, Springer New York
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta ISBN: 9781441993595
Publisher: Springer New York Publication: May 18, 2011
Imprint: Springer Language: English
Author: Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
ISBN: 9781441993595
Publisher: Springer New York
Publication: May 18, 2011
Imprint: Springer
Language: English

Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL.

View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL.

More books from Springer New York

Cover of the book The State as Utopia by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Energy-Efficient Fault-Tolerant Systems by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Transient and Permanent Error Control for Networks-on-Chip by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Stress and Women Physicians by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Prevention Science in School Settings by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book The HLA System by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Primates, Pathogens, and Evolution by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Formulating Poorly Water Soluble Drugs by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Primate Locomotion by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Reviews of Environmental Contamination and Toxicology by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Laboratory Protocols in Fungal Biology by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Rational extended thermodynamics by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Preimplantation Embryo Development by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Calculus I by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
Cover of the book Historical Archeology of Tourism in Yellowstone National Park by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy