Timing Analysis and Simulation for Signal Integrity Engineers

Nonfiction, Science & Nature, Technology, Electronics, Semiconductors
Cover of the book Timing Analysis and Simulation for Signal Integrity Engineers by Greg Edlund, Pearson Education
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: Greg Edlund ISBN: 9780132797184
Publisher: Pearson Education Publication: October 22, 2007
Imprint: Prentice Hall Language: English
Author: Greg Edlund
ISBN: 9780132797184
Publisher: Pearson Education
Publication: October 22, 2007
Imprint: Prentice Hall
Language: English

Every day, companies call upon their signal integrity engineers to make difficult decisions about design constraints and timing margins. Can I move these wires closer together? How many holes can I drill in this net? How far apart can I place these chips? Each design is unique: there’s no single recipe that answers all the questions. Today’s designs require ever greater precision, but design guides for specific digital interfaces are by nature conservative. Now, for the first time, there’s a complete guide to timing analysis and simulation that will help you manage the tradeoffs between signal integrity, performance, and cost.

 

Writing from the perspective of a practicing SI engineer and team lead, Greg Edlund of IBM presents deep knowledge and quantitative techniques for making better decisions about digital interface design. Edlund shares his insights into how and why digital interfaces fail, revealing how fundamental sources of pathological effects can combine to create fault conditions. You won’t just learn Edlund’s expert techniques for avoiding failures: you’ll learn how to develop the right approach for your own projects and environment.

 

Coverage includes

•  Systematically ensure that interfaces will operate with positive timing margin over the product’s lifetime–without incurring excess cost

•  Understand essential chip-to-chip timing concepts in the context of signal integrity

•  Collect the right information upfront, so you can analyze new designs more effectively

•  Review the circuits that store information in CMOS state machines–and how they fail

•  Learn how to time common-clock, source synchronous, and high-speed serial transfers

•  Thoroughly understand how interconnect electrical characteristics affect timing: propagation delay, impedance profile, crosstalk, resonances, and frequency-dependent loss

•  Model 3D discontinuities using electromagnetic field solvers

•  Walk through four case studies: coupled differential vias, land grid array connector, DDR2 memory data transfer, and PCI Express channel

•  Appendices present a refresher on SPICE modeling and a high-level conceptual framework for electromagnetic field behavior

Objective, realistic, and practical, this is the signal integrity resource engineers have been searching for.

 

Preface xiii

Acknowledgments xvi

About the Author xix

About the Cover xx

 

Chapter 1: Engineering Reliable Digital Interfaces 1

Chapter 2: Chip-to-Chip Timing 13

Chapter 3: Inside IO Circuits 39

Chapter 4: Modeling 3D Discontinuities 73

Chapter 5: Practical 3D Examples 101

Chapter 6: DDR2 Case Study 133

Chapter 7: PCI Express Case Study 175

 

Appendix A: A Short CMOS and SPICE Primer 209

Appendix B: A Stroll Through 3D Fields 219

 

Endnotes 233

Index 235

 

View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

Every day, companies call upon their signal integrity engineers to make difficult decisions about design constraints and timing margins. Can I move these wires closer together? How many holes can I drill in this net? How far apart can I place these chips? Each design is unique: there’s no single recipe that answers all the questions. Today’s designs require ever greater precision, but design guides for specific digital interfaces are by nature conservative. Now, for the first time, there’s a complete guide to timing analysis and simulation that will help you manage the tradeoffs between signal integrity, performance, and cost.

 

Writing from the perspective of a practicing SI engineer and team lead, Greg Edlund of IBM presents deep knowledge and quantitative techniques for making better decisions about digital interface design. Edlund shares his insights into how and why digital interfaces fail, revealing how fundamental sources of pathological effects can combine to create fault conditions. You won’t just learn Edlund’s expert techniques for avoiding failures: you’ll learn how to develop the right approach for your own projects and environment.

 

Coverage includes

•  Systematically ensure that interfaces will operate with positive timing margin over the product’s lifetime–without incurring excess cost

•  Understand essential chip-to-chip timing concepts in the context of signal integrity

•  Collect the right information upfront, so you can analyze new designs more effectively

•  Review the circuits that store information in CMOS state machines–and how they fail

•  Learn how to time common-clock, source synchronous, and high-speed serial transfers

•  Thoroughly understand how interconnect electrical characteristics affect timing: propagation delay, impedance profile, crosstalk, resonances, and frequency-dependent loss

•  Model 3D discontinuities using electromagnetic field solvers

•  Walk through four case studies: coupled differential vias, land grid array connector, DDR2 memory data transfer, and PCI Express channel

•  Appendices present a refresher on SPICE modeling and a high-level conceptual framework for electromagnetic field behavior

Objective, realistic, and practical, this is the signal integrity resource engineers have been searching for.

 

Preface xiii

Acknowledgments xvi

About the Author xix

About the Cover xx

 

Chapter 1: Engineering Reliable Digital Interfaces 1

Chapter 2: Chip-to-Chip Timing 13

Chapter 3: Inside IO Circuits 39

Chapter 4: Modeling 3D Discontinuities 73

Chapter 5: Practical 3D Examples 101

Chapter 6: DDR2 Case Study 133

Chapter 7: PCI Express Case Study 175

 

Appendix A: A Short CMOS and SPICE Primer 209

Appendix B: A Stroll Through 3D Fields 219

 

Endnotes 233

Index 235

 

More books from Pearson Education

Cover of the book Solaris 10 System Administration Exam Prep 2 by Greg Edlund
Cover of the book The Truth About Hiring the Best by Greg Edlund
Cover of the book Law Express Question and Answer: Contract Law by Greg Edlund
Cover of the book MOS 2010 Study Guide for Microsoft OneNote Exam by Greg Edlund
Cover of the book The Adobe Photoshop Lightroom Classic CC Book by Greg Edlund
Cover of the book FranklinCovey Style Guide by Greg Edlund
Cover of the book CCNA Routing and Switching Portable Command Guide by Greg Edlund
Cover of the book Level 5: The Mayor of Casterbridge by Greg Edlund
Cover of the book Oracle Solaris 10 System Virtualization Essentials by Greg Edlund
Cover of the book Energy Future of Liquid Fuel by Greg Edlund
Cover of the book CCSP SND Quick Reference by Greg Edlund
Cover of the book Cisco Unified Presence Fundamentals by Greg Edlund
Cover of the book Let Go To Grow by Greg Edlund
Cover of the book MySQL Tutorial by Greg Edlund
Cover of the book From Mathematics to Generic Programming by Greg Edlund
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy