Microprocessor Architecture

From Simple Pipelines to Chip Multiprocessors

Nonfiction, Computers, Computer Hardware, Input-Output Equipment, General Computing
Cover of the book Microprocessor Architecture by Jean-Loup Baer, Cambridge University Press
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: Jean-Loup Baer ISBN: 9780511739132
Publisher: Cambridge University Press Publication: December 7, 2009
Imprint: Cambridge University Press Language: English
Author: Jean-Loup Baer
ISBN: 9780511739132
Publisher: Cambridge University Press
Publication: December 7, 2009
Imprint: Cambridge University Press
Language: English

This book gives a comprehensive description of the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars. It discusses topics such as: • The policies and mechanisms needed for out-of-order processing such as register renaming, reservation stations, and reorder buffers • Optimizations for high performance such as branch predictors, instruction scheduling, and load-store speculations • Design choices and enhancements to tolerate latency in the cache hierarchy of single and multiple processors • State-of-the-art multithreading and multiprocessing emphasizing single chip implementations Topics are presented as conceptual ideas, with metrics to assess the performance impact, if appropriate, and examples of realization. The emphasis is on how things work at a black box and algorithmic level. The author also provides sufficient detail at the register transfer level so that readers can appreciate how design features enhance performance as well as complexity.

View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

This book gives a comprehensive description of the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars. It discusses topics such as: • The policies and mechanisms needed for out-of-order processing such as register renaming, reservation stations, and reorder buffers • Optimizations for high performance such as branch predictors, instruction scheduling, and load-store speculations • Design choices and enhancements to tolerate latency in the cache hierarchy of single and multiple processors • State-of-the-art multithreading and multiprocessing emphasizing single chip implementations Topics are presented as conceptual ideas, with metrics to assess the performance impact, if appropriate, and examples of realization. The emphasis is on how things work at a black box and algorithmic level. The author also provides sufficient detail at the register transfer level so that readers can appreciate how design features enhance performance as well as complexity.

More books from Cambridge University Press

Cover of the book Kernel Methods and Machine Learning by Jean-Loup Baer
Cover of the book Reviving Roman Religion by Jean-Loup Baer
Cover of the book A Physical Introduction to Suspension Dynamics by Jean-Loup Baer
Cover of the book European Constitutional Law by Jean-Loup Baer
Cover of the book Einstein's Opponents by Jean-Loup Baer
Cover of the book Lincoln in the Atlantic World by Jean-Loup Baer
Cover of the book The New Cambridge History of the Bible: Volume 1, From the Beginnings to 600 by Jean-Loup Baer
Cover of the book International Sales Law by Jean-Loup Baer
Cover of the book Friedrich Nietzsche by Jean-Loup Baer
Cover of the book The Prisoner's Dilemma by Jean-Loup Baer
Cover of the book The Principle of Least Action by Jean-Loup Baer
Cover of the book Han Material Culture by Jean-Loup Baer
Cover of the book The Uses of the Past from Heidegger to Rorty by Jean-Loup Baer
Cover of the book Making Ancient Cities by Jean-Loup Baer
Cover of the book Cycles and Social Choice by Jean-Loup Baer
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy