Asynchronous System-on-Chip Interconnect

Nonfiction, Computers, Advanced Computing, Engineering, Computer Architecture, Information Technology, General Computing
Cover of the book Asynchronous System-on-Chip Interconnect by John Bainbridge, Springer London
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: John Bainbridge ISBN: 9781447101895
Publisher: Springer London Publication: November 11, 2013
Imprint: Springer Language: English
Author: John Bainbridge
ISBN: 9781447101895
Publisher: Springer London
Publication: November 11, 2013
Imprint: Springer
Language: English

Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel with this is coming to grips with Intellectual Property (IP) based design flows which emphasise the need for a flexible interconnect strategy. In this book, John Bainbridge investigates the design of an asynchronous on-chip interconnect, looking at all the stages of the design from the choice of wiring layout, through asynchronous signalling protocols to the higher level problems involved in supporting split transactions. The MARBLE bus (the first asynchronous SoC bus) used in a commercial demonstrator chip containing a mixture of asynchronous and synchronous macrocells is used as a concrete example throughout the book.

View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel with this is coming to grips with Intellectual Property (IP) based design flows which emphasise the need for a flexible interconnect strategy. In this book, John Bainbridge investigates the design of an asynchronous on-chip interconnect, looking at all the stages of the design from the choice of wiring layout, through asynchronous signalling protocols to the higher level problems involved in supporting split transactions. The MARBLE bus (the first asynchronous SoC bus) used in a commercial demonstrator chip containing a mixture of asynchronous and synchronous macrocells is used as a concrete example throughout the book.

More books from Springer London

Cover of the book Ryan's Ballistic Trauma by John Bainbridge
Cover of the book Video Text Detection by John Bainbridge
Cover of the book Green Energy Audit of Buildings by John Bainbridge
Cover of the book Thromboembolism in Orthopedic Surgery by John Bainbridge
Cover of the book Cross-Cultural Computing: An Artist's Journey by John Bainbridge
Cover of the book Emerging Concepts in Neuro-Oncology by John Bainbridge
Cover of the book Knowledge Visualization Currents by John Bainbridge
Cover of the book Finitely Generated Abelian Groups and Similarity of Matrices over a Field by John Bainbridge
Cover of the book Modeling and Simulating Command and Control by John Bainbridge
Cover of the book Practical Astrophotography by John Bainbridge
Cover of the book Smart Grids by John Bainbridge
Cover of the book Guide to OCR for Arabic Scripts by John Bainbridge
Cover of the book Virtual Reality and Animation for MATLAB® and Simulink® Users by John Bainbridge
Cover of the book Orphan Lung Diseases by John Bainbridge
Cover of the book The Embryo by John Bainbridge
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy